TEMPORAL WORKLOAD ANALYSIS AND ITS APPLICATION TO POWER-AWARE SCHEDULING

 Paper Title: 

TEMPORAL WORKLOAD ANALYSIS AND ITS APPLICATION TO POWER-AWARE SCHEDULING

Authors: 

Ye-In Seol1, Jeong-Uk Kim1 and Young-Kuk Kim2, 1Green Energy Institute, Sangmyung University, Seoul, South Korea, 2Dept. of Computer Sci. & Eng., Chungnam Nat‟l University, Daejeon, South Korea

Abstract:

Power-aware scheduling reduces CPU energy consumption in hard real-time systems through dynamic voltage scaling(DVS). The basic idea of power-aware scheduling is to find slacks available to tasks and reduce CPU‟s frequency or lower its voltage using the found slacks. In this paper, we introduce temporal workload of a system which specifies how much busy its CPU is to complete the tasks at current time. Analyzing temporal workload provides a sufficient condition of schedulability of preemptive early-deadline first scheduling and an effective method to identify and distribute slacks generated by early completed tasks. The simulation results show that proposed algorithm reduces the energy consumption by 10-70% over the existing algorithm and its algorithm complexity is O(n). So, practical on-line scheduler could be devised using the proposed algorithm.

Keywords:

Power-aware Scheduling, Real-time Scheduling, Embedded Systems

Volume URL: https://wireilla.com/ijesa/vol3.html

Pdf URL: https://airccse.org/journal/ijesa/papers/3313ijesa01.pdf

#Audio #AC97 #controller #Embedded #system #FPGA #MicroBlaze #Power #consumption #System #on #Chip #SoC #OpenCores #OpenRISC #researchpapers #cfp #researchers #phdstudent #education #learning #online #researchscholar #journalpaper #submission #journalsubmission #engineeringexcellence #techcommunity #devops #agilemethodology